Previous |  Up |  Next

Article

Title: Digital signal processors (English)
Author: Magyar, Andrej
Author: Lacroix, Arild
Language: English
Journal: Kybernetika
ISSN: 0023-5954
Volume: 26
Issue: 3
Year: 1990
Pages: 206-220
.
Category: math
.
MSC: 94A12
.
Date available: 2009-09-24T18:18:56Z
Last updated: 2012-06-05
Stable URL: http://hdl.handle.net/10338.dmlcz/125573
.
Reference: [1] A. V. Oppenheim: Application of digital signal processing.Prentice-Hall, Englewood Cliffs, N. J. 1978.
Reference: [2] L. R. Morris: Digital signal processing microprocessors: forward to the past?.IEEE Micro 6 (1986), 6, 6-8.
Reference: [3] M. Towsend M. E. Hoff, R. E. Holm: An NMOS microprocessor for analog signal processing.IEEE J. Solid-State Circuits SC-15 (1980), 1.
Reference: [4] T. Nishitani, al.: A single digital signal processor for telecommunication applications.IEEE J. Solid-State Circuits SC-16 (1980), 4, 372-376.
Reference: [5] : $\mu$PD77C25 digital signal processor product description.NEC Electronics (Europe) GmbH, 1987.
Reference: [6] S. S. Magar at al.: A microcomputer with digital signal processing capability.Proc. International Solid State Conference, 1982.
Reference: [7] : $\mu$PD77220/230 advanced digital signal processor product description.NEC Electronics (Europe) GmbH, 1987.
Reference: [8] S. Abiko at al.: Architecture and applications of a ICO-ns CMOS VLSI digital signal processor.Proc. of ICASSP'86 (Tokyo), 393-396.
Reference: [9] G. A. Frantz K. Lin J. B. Reimer, J. Bradley: The Texas Instruments TMS32CC25-digital signal microcomputer.IEEE Micro 6 (1986), 6, 10-28.
Reference: [10] E. A. Lee: Programmable DSP architectures: Part I.IEEE ASSP Magazine 5 (1988) 4, 4-19.
Reference: [11] K. L. Kloker: The Motorola DSP560CO digital signal processor.IEEE Micro 6 (1986), 6, 29-48.
Reference: [12] B. Eichen: NEC's $\mu$PD77230 digital signal processor.IEEE Micro 6 (1986), 6, 60-69.
Reference: [13] P. Papamichalis, R. Similar: The TMS32CC30 floating-point digital signal processor.IEEE Micro 8 (1988), 6, 13-29.
Reference: [14] M. L. Fuccio, al.: The DSP32C: AT & T's second-generation floating-point digital signal processor.IEEE Micro 8 (1988), 6, 30 - 48.
Reference: [15] J. R. Boddie, al.: The architecture, instruction set and development support for the WE*DSP32 digital signal processor.Proc. of ICASSP'86 (Tokyo), 421-424.
Reference: [16] G. R. L. Sohie, K. L. Kloker: A digital signal processor with IEEE floating-point arithmetic.IEEE Micro 8 (1988), 6, 49-67.
Reference: [17] K. L. Kloker, al.: The Motorola DSP96002 IEEE floating-point digital signal processor.Proc. of ICASSP'89 (Glasgow), 2480-2483.
Reference: [18] : ANSI/IEEE standard 754- 1985: IEEE standard for binary floating-point arithmetic.IEEE Service Center, Piscataway, N. J. 1985.
Reference: [19] T. Nishitani, al.: CMOS floating point signal processor.Proc. of Internat. Conf. on Digital Signal Processing (Florence) 1984, 187-191.
Reference: [20] R. E. Owen: VLSI architecture for digital signal processing.VLSI Design (1984), 20 -28.
Reference: [21] R. H. Cushman: Third-generation DSPs put advanced functions on chip.EDN, July 11 (1985), 59-68.
Reference: [22] J. Titus: DSP ICs.EDN, October 16 (1986), 162-176.
Reference: [23] A. Aliphas, J. A. Feldman: The versatility of digital signal processing chips.IEEE Micro 7 (1987), 3,40-45.
Reference: [24] R. H. Cushman: $\mu$P-like DSP chips.EDN, September 3 (1987), 155-186.
Reference: [25] M. Leonard: Digital signal processors.ED, October 13 (1988), 161 - 166.
Reference: [26] D. Shear: /: EDN's DSP benchmarks.EDN, September 29 (1988) 126-148.
Reference: [27] D. Shear: HLL compilers and DSP run-time libraries make DSP system programming easy.EDN, June 23 (1988), 69-76.
Reference: [28] W. S. Gass, al.: Multiple digital signal processor environment for intelligent signal processing.Proc. IEEE 75 (1987), 9, 1246-1259.
Reference: [29] T. Nishitani: Trends for future microprogrammable signal processor.6th Kobe Int. Symp. on Electronics and Information Sciences (Kobe), Japan, 1987.
Reference: [30] R. C Agarwal, J. W. Cooley: Vectorized mixed radix discrete Fourier transform algorithms.Proc. IEEE 75 (1987), 9, 1283- 1292.
Reference: [31] E. Lee, D. G. Messerschmitt: Synchronous data flow.Proc. IEEE 75 (1987), 9, 1235-1245.
Reference: [32] J. Gaudiot: Data-driven multicomputers in digital signal processing.Proc. IEEE 75 (1987), 9, 1220-1234.
Reference: [33] J. Hartung S. L. Gay, S. H. Haigh: A practical C language compiler/optimizer for real-time implementations on a family of floating point DSPs.Proc. of ICASSP'88 (New York), 1674-1677.
Reference: [34] R. Similar, A. Davis: The application of high-level languages to single-chip digital signal processors.Proc. of ICASSP'88 (New York), 1678-1681.
Reference: [35] P. E. Papamichalis: FFT implementation on the TMS32CC30.Proc. of ICASSP'88 (New York), 1399-1402.
Reference: [36] D. Bursky: Operating system for DSPs streamlines Programming.ED, October 13 (1988), 145-147.
Reference: [37] E. A. Lee, D. G. Messerschmitt: Static scheduling of synchronous data flow programs for digital signal processing.IEEE Trans. Computers 36 (1987), 2.
Reference: [38] E. A. Lee: Programmable DSP architectures: Part II.IEEE ASSP Magazine 6 (1989), 1, 4-14.
Reference: [39] S. Pope J. Rabary, R. W. Brodersen: An integrated automatic layout generation system for DSP circuits.IEEE Trans, on CAD 4 (1985), 3, 285-296.
Reference: [40] S. Gomez S. Gonzales D. Hsu, A. E. Kuo: An application-specific FFT processor.Electronic Engineering, June (1988), 99-106.
Reference: [41] M. Leonard: Building-block chips are busy widening DSP horizons.ED, March 31 (1988), 68-77.
Reference: [42] G. Luikuo M. Fleming, S. Magar: A 500 MOPS DSP chip set.Electronic Engineering, June (1988), 109-113.
Reference: [43] G. D. Hillman: DSP56200: An algorithm-specific digital signal processor peripheral.Proc. IEEE 75 (1987), 9, 1185-1191.
Reference: [44] N. M. Marinovic V. G. Oklodzija, L. Roytman: VLSI architecture of a real-time Wigner distribution processor for acoustic signals.Proc. of ICASSP'88 (New York), 2112 - 2115.
Reference: [45] J. P. Roesgen: A high performance microprocessor for DSP applications.Proc. of ICASSP'86 (Tokyo), 397-400.
Reference: [46] J. P. Roesgen: The ADSP-2100 DSP microprocessor.IEEE Micro 6 (1986), 6, 49-59.
Reference: [47] A. Genusov P. Feldman R. Friedlander, R. Shenhav: A new, highly parallel, 32 bit floating point DSP vector signal processor.Proc. of ICASSP'88 (New York), 2116-2119.
Reference: [48] S. A. Dyer, L. R. Morris: Floating-point signal processing chips: A new era for DSP systems design?.IEEE Micro 8 (1988), 6, 10-12.
Reference: [49] R. A. Roberts, C. T. Mullis: Digital Signal Processing.Addison-Wesley 1987. Zbl 0689.94001
Reference: [50] L. R. Morris, S. A. Dyer: Floating-point digital signal processing chips: The end of the supercomputer era?.IEEE Micro 8 (1988), 6, 86.
Reference: [51] J. B. G. Roberts: Recent developments in parallel processing.Proc. of ICASSP'89 (Glasgow), 2461-2467.
.

Files

Files Size Format View
Kybernetika_26-1990-3_4.pdf 783.7Kb application/pdf View/Open
Back to standard record
Partner of
EuDML logo